In a testing environment, where an IUT communicates with multiple entities, a tester may h a ve di ering degrees of controllability on the interactions between these entities and the IUT: directly controllable, semicontrollable, or uncontrollable. In this paper, a graph conversion algorithm is introduced that o ers the testability of both the directly and semicontrollable inputs, while avoiding race conditions. Although, for the most general case, the graph conversion results in an exponentially large number of nodes, practical considerations make the converted graph size feasible. Currently, this methodology is being applied to generate tests for MIL-STD 188-220B, which increases the number of testable state transitions from approximately 200 to over 700.
INTRODUCTION
Due to increasing complexity of communication protocols, automated generation of conformance tests based on the formal descriptions has been an active research area Ural, 1992 -Sarikaya et al., 1987 . One problem that exists in today's conformance testing stems from the limited controllability of an Implementation Under Test IUT, which almost always renders certain protocol features untestable. Ideally, testers should be able to generate every possible input that is de ned in the Finite State Machine FSM modeling an IUT. Similarly, all outputs generated by an IUT should be observable by the testers.
Unfortunately, in practice, these two situations often are not possible. Testers may not have a direct access to all interfaces in which the IUT accepts inputs. Typically, for an N-layer IUT, an exposed interface exists only between the IUT and the N-1-Service Provider IS9646, 1991 . Interfaces with the upper layer, or with the peer entities such as timers, etc. are not directly accessible. In such cases, the interactions that involve these not directly controllable interfaces introduce non-determinism and or race conditions during testing, leaving certain portions of the IUT model untestable.
Consider an N-layer IUT communicating with an entity F S M i that does not have i n terfaces directly accessible by the tester i.e., the tester cannot apply inputs to F S M i . In some cases, F S M i can be utilized to generate otherwise not directly controllable inputs to the IUT. An output from the IUT to the F S M i can force the F S M i to generate a response as the desired input from F S M i to the IUT. If the tester can apply an appropriate input to the IUT, the IUT, in turn, triggers such an interaction between the IUT and F S M i .
In this case, some of the interfaces become semicontrollable as opposed to uncontrollable.
Another di culty that arises when there are multiple interfaces interacting with the IUT is the possible occurrence of race conditions. If an IUT moves into a state at which several inputs from di erent i n terfaces are waiting, choosing which input is consumed rst may cause non-determinism.
There are many real-life protocols that possess either semicontrollable inputs, or race conditions, or both, due to a tester's limited control over the interactions between the IUT and other communicating entities. For example, in MIL- STD 188-220B 188-220B, 1998 , over 70 of the transitions cannot be directly controlled. The race conditions can be shown in the IEEE 802.2 LLC Connection Component protocol ISO8802-2, 1994 .
Some problems due to the limited controllability o ver the IUT are addressed in the literature. Testing embedded systems Rayner, 1987 , Timohovich, 1993 where uncontrollable events may take place is discussed in Phalippou, 1992 and Cavalli et al., 1996 . The ferry clip testing method by Zeng et al., 1989 , and the Astride testing method by Ra q and Castanet, 1990 are introduced to enhance the controllability of inputs to an IUT. Deriving test sequences by combining the IUT and a single entity communicating with it into a global FSM are proposed in Timohovich, 1993 . The testing system considered in this paper does not assume any user-de ned entities within the SUT as implied by Zeng et al., 1989 and Ra q and Castanet, 1990 . Also, a global FSM is not built to avoid state explosion problem. This paper introduces a methodology that utilizes an IUT's semicontrollable interfaces while avoiding the race conditions. An algorithm is presented to modify an IUT's directed graph representation such that the semicontrollable portions of the IUT become directly controllable, where possible. In the most general case, such a graph conversion results in an exponentially large number of nodes. However, special considerations such as a small numb e r o f i n terfaces interacting with an IUT, and diagnostics considerations can make the problem size feasible for most practical cases.
The algorithm presented in this paper is being applied to MIL-STD 188-220B protocol to generate conformance tests. Initial results are promising: the number of testable transitions increased to over 700 from approximately 200 for the Class A Type 1 Service Datalink module Fecko et al., 1997 . This paper is organized as follows. Section 2 formally de nes the controllability problem, which is practically motivated in Section 3 by examples from real-life protocols. Section 4 de nes a system model for a testing environment with multiple interfaces with di erent degrees of controllability. Practical issues are introduced into this model in Section 5. An algorithm to modify an IUT's graph so that semicontrollable interfaces can be fully utilized while avoiding the race conditions is presented in Section 6. In Section 7, the application of minimum-cost test sequence generation techniques is discussed.
CONTROLLABILITY PROBLEM
Consider a testing environment shown in Figure 1 a. The System Under Test SUT contains an IUT, which i n teracts with F FSMs. F S M 1 ; ; F S M F , implemented inside the SUT, interact with the IUT through interfaces I 1 ; ; I F . The points at which a testing system can apply inputs to and observe outputs from the IUT are called points of control and observation PCOs IS9646, 1991 . Each IUT's interface is associated with a full-duplex PCO through which inputs and outputs can be exchanged. The inputs can be of three di erent t ypes: directly controllable: a tester can directly apply the inputs to the IUT through the PCO semicontrollable: a tester cannot directly apply the inputs to the IUT through the PCO. However, it is possible to utilize one of the FSMs interacting with the IUT to supply these inputs indirectly uncontrollable: the inputs may be supplied through a PCO without any explicit action of the tester. This means that inputs may b e generated during testing without the tester's control The inputs at a given PCO can belong to one or more of these three types. If a PCO has any semicontrollable inputs and does not have any uncontrollable inputs, we say that its associated interface is semicontrollable. If there are no semicontrollable or uncontrollable inputs, the interface is called directly controllable. In this paper, without loss of generality, we consider that each interface has only one type of input: either directly controllable or semicontrollable. The analysis also is applicable to interfaces with a combination of directly controllable and semicontrollable inputs excluding uncontrollable ones.
A typical example of a directly controllable interface is a Lower Tester FSM IS9646, 1991 . A timer FSM, whose only inputs come from an IUT e.g., start, restart, and stop the timer, is a typical semicontrollable interface.
In the testing framework of Figure 1 a, the tester is unable to supply inputs directly to the IUT through interfaces I 1 ; ; I F . Therefore, the interfaces I 1 ; ; I F are only semicontrollable, provided that F S M 1 ; ; F S M F can be utilized to supply inputs to the IUT. On the other hand, the tester can apply inputs to the IUT directly by using a Lower Tester LT, which exchanges N-PDUs with the IUT by using the N-1-Service Provider. The interface I 0 between the LT and the IUT is therefore directly controllable I 0 can be considered an interface between the LT and the IUT, because the N-1-Service Provider acts as a pass-through that does not alter inputs or outputs.
To test the IUT's transitions triggered by the inputs from I i , the tester must use one of the directly controllable interfaces to force the IUT to generate outputs to I i . These outputs are applied to F S M i at I i 's PCO. As response to these outputs, F S M i will send back inputs to the IUT through I i . These inputs will trigger the appropriate transitions in the IUT. Consider the SUT shown in Figure 1 b. The LT, which exchanges N-PDUs with an N-layer IUT, represents a directly controllable interface I 0 . Since the interface I 1 is not exposed in the SUT, a tester can neither directly apply inputs to the IUT nor observe the IUT's outputs to the N+1-layer. In this case, I 1 is at best only semicontrollable. To apply N+1-layer's inputs to the IUT through I 1 , the LT m ust generate inputs to the IUT through its directly controllable interface I 0 . In response, the IUT will generate outputs to F S M 1 through I 1 . Subsequently, in response to these outputs, F S M 1 will generate inputs to the IUT at I 1 .
This paper addresses the problem of generating optimal realizable test sequences in an environment with multiple semicontrollable interfaces. This problem will be referred to as the controllability problem. 
PRACTICAL MOTIVATION
As motivation for solving the controllability problem, two real protocols where an SUT's N+1-layer must be utilized indirectly to test certain transitions within the N-layer IUT are considered. They also illustrate an important point that must be taken into account while utilizing an N+1-layer indirectly a voiding race conditions. MIL-STD 188-220B 188-220B, 1998 is a military standard for interoperability of command, control, communications, computers, and intelligence over Combat Net Radios. In the testing framework used to test 188-220B, the upper layers cannot be directly controlled. This makes the IUT's transitions that are triggered by the inputs coming from the upper layer not directly testable.
In fact, 70 of the transitions are based on semicontrollable inputs. Without indirect testing, test coverage would be seriously reduced. However, by applying the technique introduced in this paper, almost all 95 transitions de ned in the speci cation can be tested the number of testable transitions rose to over 700 from approximately 200 for the Class A Type 1 Service Datalink module 188-220B, 1998 188-220B, , Fecko et al., 1997 . Testing transition T3 requires the input Data Request to be applied to the IUT. Since this input can only be applied from the UL, an indirect event triggering sequence must be used. The UL FSM contains a transition with an input of Data Indication and an output of Data Request. By generating Data Indication from the IUT to the UL, the tester can indirectly generate Data Request.
No transition in Reject outputs a Data Indication to the UL. Therefore, a Data Indication must be sent to the UL while the IUT is in another state. Then the IUT must be moved into the Reject before the UL outputs its Data Request.
For example, one straightforward solution is to use transition T1. The tester applies to the IUT an input I CMD with the appropriate parameters and ags. The IUT outputs a Data Indication to the UL. Then the tester brings the IUT to Reject state by applying an I CMD through transition T2. Now transition T3 will be triggered by Data Request that by then has arrived from the UL.
Unfortunately, this solution has a race condition: in the Normal state, after the Data Indication is output as a result of traversing T1, if a Data Request arrives from the UL before the tester applies T2's input I CMD, then the Data Request will be consumed by transition T0 before transition T2 res.
To a void this race condition after an indirectly generated Data Indication, the tester must nd a w ay o f m o ving the IUT to the Reject state through states in which a Data Request cannot be consumed. Consider Await state with transition T4 that can be used to generate a Data Indication. There is no race condition here, because the Await state cannot process a Data Request. A tester has su cient time to move the IUT to Reject state through transition T5, where a Data Request bu ered in the interface will trigger T3.
As can be seen from this example, the IUT can move into a state where the IUT is forced to consume a previously bu ered input. This creates a race condition if the test sequence requires that a di erent input be sent to the IUT by the LT. Therefore, a test sequence without such race conditions will not bring the IUT into a state where multiple inputs are pending one from the LT, and others from the bu ers. Instead, the test sequence should traverse the IUT transitions in an order that avoids these race conditions.
MODELING TEST SYSTEMS WITH CONTROLLABILITY ISSUES
Among the widely used speci cation formalisms to model protocol implementations are labelled transition systems LTS and Finite State Machines FSM Tretmans, 1996 . In an LTS, the inputs and outputs for a system are not distinguished, but instead represented as interactions. The LTS allows an interaction to occur if both an implementation and an environment are able to perform that interaction.
An FSM, on the other hand, is a subset of an LTS where, for every state transition, an input is coupled with one or more outputs including a null output. In this paper, an FSM model, which is su cient to model protocols with nite state space and deterministic behavior, is used to represent an implementation.
Let us consider an IUT interacting with multiple semicontrollable interfaces. The goal of test generation in this environment i s to derive a set of tests exercising each transition in an IUT's FSM at least once. Speci cally, given a graph G representing an IUT's FSM, we w ant to nd a minimum-cost tour of G such that each transition is covered at least once.
Given the graph GV;E representing an FSM model of an IUT with multiple semicontrollable interfaces, let us de ne the following parameters:
jV j n umber of nodes in G F n umber of semicontrollable interfaces interacting with the IUT T i E subset of edges in G triggered by the inputs from the i-th semicontrollable interface b i bu er size maximum number of inputs bu ered at the i-th semicontrollable interface I i A i set of inputs triggering transitions in T i O i set of outputs of the IUT that force inputs in A i to be bu ered at I i c i n umber of di erent transition classes in the IUT triggered by inputs at I i . Two transitions t 1 and t 2 belong to the same transition class T i;j T i i they both become reable by the same input a i;j 2 A i U i;j E set of transitions in the IUT with output o i;j such that, in response to o i;j , an input a i;j 2 A i is bu ered at I i Let A i = fa i;1 ; : : : ; a i;ci g and O i = fo i;1 ; : : : ; o i;mi g. Then the sets of T i;j , U i;j , T i , and U i , are de ned formally as follows: Example : Consider the IUT of Figure 3 which i s i n teracting with F S M 1 and F S M 2 through the semicontrollable interfaces I1 and I2, respectively. The IUT's FSM is described in Table 1 . Transition e1, triggered by input x1 from the LT, generates output o1;1 to F S M 1. In response, F S M 1 sends back input a1;1 which triggers transition e3. In general, ai;j is the expected response to oi;j. e3, when LT?x14 LT!y14 Table 1 Inputs and outputs for the edges of Figure 3 . A?x denotes receiving input x from A. B!y denotes sending output y to B.
traversed, outputs o2;1 to F S M 2, which responds with input a2;1 triggering e4 or e9. o2;1 is also output to F S M 2 by e12, which is red by the LT's input x12. Transitions e7 and e8, after being triggered by the LT's inputs x7 and x8, respectively, generate output o1;2 to F S M 1. F S M 1 sends back input a1;2, which triggers either e2 or e11. e2 outputs o1;2 to F S M 1. Again, F S M 1 responds with input a1;2. On the other hand, transitions e5, e6, e10, e13, and e14, can be triggered directly by the LT and do not generate outputs to the semicontrollable interfaces. For this example, we h a ve: jV j = 3 i.e., A, B, and C; F = 2 i.e., I1 and I2; c1 = 2 , c2 = 1 T1;1 = fe3g, T1;2 = fe2; e 11g, T2;1 = fe4; e 9g, T1 = T1;1 T1;2 = fe2; e 3; e 11g, T2 = T2;1 = fe4; e 9g U1;1 = fe1g, U1;2 = fe2; e 7; e 8g, U2;1 = fe3; e 12g, U1 = U1;1 U1;2 = fe1; e 2; e 7; e 8g, U2 = U2;1 = fe3; e 12g A1 = fa1;1; a 1;2g, A2 = fa2;1g; O1 = fo1;1; o 1;2g, O2 = fo2;1g 4.1 Bu er sizes at semicontrollable interfaces For now, let us assume that there exists a separate FIFO bu er in the semicontrollable interface between the IUT and each i n teracting FSM. During testing, a bu er may be empty or store an arbitrary sequence of inputs to the IUT generated indirectly through the i-th semicontrollable interface. Then the entire system can be modeled by G which represents the IUT's FSM and the variables ! 1 ; ! 2 ; : : : ; ! F . A v ariable ! i has a distinct value for each permutation of inputs that the i-th bu er can hold. If the bu er sizes at the F semicontrollable interfaces are in nite, each v ariable ! i can assume an in nite numb e r o f v alues. In this case, even the reachability analysis deciding whether a given state is reachable from the initial state, which is an easier problem than nding a minimum-cost traversal of G, is undecidable Davis et al., 1998 . Even if the bu er sizes are nite, in which case ! 1 ; ! 2 ; : : : ; ! F have nite domains, the reachability analysis is PSPACEcomplete for the most general case Hopcroft and Ullman, 1979 . Given the di culty of analyzing G and F variables, let us explore the possibility of modeling the system as an FSM, represented by G 
PRACTICAL CONSIDERATIONS FOR TEST SYSTEM

Bu ering inputs at semicontrollable interfaces during testing
Although the model presented in Section 4 assumes that a semicontrollable interface consists of FIFO-type bu ers, in practice this assumption may not hold true for all implementations. Typically, the interface is not part of a protocol speci cation. Vendors have the freedom of developing interfaces in di erent w ays: in addition to or instead of FIFO-type bu ers, they may h a ve interrupt-driven mechanisms and any i n terface may h a ve m ultiple bu ers.
Therefore, test sequences generated for an IUT with only FIFO-type bu ers become non-deterministic for other IUTs using di erent t ypes of interfaces.
Example cont'd: Consider a test sequence for the IUT of Figure 3:
e14; e 1; e 8; e 3; e 4; e 11; e 13; e 12; e 5; e 9; e 7; e 2; e 13; e 11; e 13; e 6; e 10; e 6 2 The underlined portion of the above test sequence traverses e1, which results in input a1;1 being bu ered at I1 Table 1 . Subsequently, when e8 is executed with output o1;2 to I1, the bu er at I1 should contain a1;1; a 1;2 . The IUT is expected to be in state C with e3 to be tested next. This sequence is only realizable under the assumption that inputs a1;1 and a1;2 are stored at I1 in the FIFO order, i.e., a1;1; a 1;2 . In practice, however, this may not be the case for all implementations. It is possible that, after traversing e1 and e8, the bu er will contain inputs in a di erent order, such a s a1;2; a 1;1 . Then, after e8 is traversed, e11 will be triggered by a1;2 instead of e3 being triggered by a1;1. e3 will cause the IUT to fail even if implemented correctly.
Clearly, the test sequence 2 is not realizable without FIFO-type bu ers.
To eliminate this type of non-determinism in test sequences, the IUT model should have a bu er size b i = 1. Then, the maximum number of nodes in G 0 becomes jV 0 j max = jV j Q F i=1 1 + c i . In a real testing environment, F, the number of semicontrollable interfaces, is expected to be small. For most cases, the N-layer IUT interacts only with an N+1-layer implementation and several semicontrollable timers. Typically, for each timer, the only output is the timeout, which de nes c i as 1. Therefore, for small F and c i , the size of G 0 is only a small multiplicant o f G.
Let us now consider the number of inputs that can be bu ered simultaneously at all of an IUT's semicontrollable interfaces. When we allow inputs being bu ered simultaneously at several semicontrollable interfaces, even a bu er size equal to 1 may not prevent non-deterministic behavior during testing.
Example cont'd: Consider a potential test sequence for Figure 3 generated for bu er sizes of 1 at I1 and I2:
e14; e 13; e 12; e 7; e 9; e 11; e 1; e 10; e 3; e 4; e 12; e 5; e 9; e 7; e 2; e 13; e 11; e 13; e 6
Although this sequence avoids the non-determinism due to bu er sizes shown previously in 2, it may still be non-deterministic due to the IUT interacting with multiple interfaces simultaneously. Consider the underlined portion of the above sequence. After e12 is traversed, input a2;1 is bu ered at I2. Traversing e7 results in a1;2 being bu ered at I1. Since a2;1 was generated earlier than a1;2, transition e9 is expected to be triggered instead of e2. In reality, due to the unknown response time of the interfaces, a2;1 can be applied to the IUT earlier than, later than, or simultaneously with a1;2. In this case, the behavior of the IUT will be non-deterministic, thereby making the test sequence invalid.
To a void this type of non-determinism during testing, the model presented in Section 4 will be used to generate tests with the restriction that, at any time, a single input may be bu ered in only one of the IUT's semicontrollable interfaces.
In such case, the maximum number of nodes is jV 0 j max = jV j 1 + P F i=1 c i .
It is important t o p o i n t out that, the minimum-length test sequences generated for a restricted model will likely be longer than the minimum-length test sequences for the general model. However, restricted model tests can be used for testing implementations regardless of their interface structure. The introduced restrictions on the bu er size and on the number of bu ered inputs help avoid non-deterministic behavior of the SUT during testing. Although the test sequence length is increased by these restrictions, the tests become applicable to many di erent SUT interface types, as further discussed in Section 7.
Diagnostic issues during testing
As presented in Section 2, during testing, an IUT typically interacts with several semicontrollable interfaces. Testing is performed under the assumption that all FSM implementations other than the IUT conform to their speci cations. Otherwise, it is di cult to tell whether failure occurs in the IUT, or in the external FSM implementation, or at the semicontrollable interfaces.
Example cont'd: Consider e14; e 1; e 8; e 3; :::, which is the beginning part of the test sequence given in 2. When this sequence is applied to the IUT, traversal of e1 should cause F S M 1 to send back input a1;1. The IUT will move to state A with a1;1 bu ered at I1. Suppose that a faulty implementation incorrectly contains input a1;2 instead of a1;1 at I1. Then in state A transition e2 will be triggered by a1;2, and the IUT will move to state B instead of remaining in state A after e1's traversal. This will happen even when e1 and e2 are implemented correctly. The tester cannot distinguish whether e1's or e2's implementation is faulty, o r F S M 1 is not conformant to its speci cation, or I1 malfunctioned.
This practical concern of making diagnostics easier suggests the following guideline: Test as many transitions as possible without interactions at semicontrollable interfaces." Transitions preferably should be tested when there are no inputs bu ered at the semicontrollable interfaces. As a result of this approach, a minimum-cost test generation can be formulated as a Rural Chinese Postman Problem Lenstra and Kan, 1976 , as discussed in Section 7. In this section, an algorithm sketch for converting G and ! 1 ; ; ! F to G 0 is presented and brie y analyzed. A detailed description of the algorithm along with its pseudocode is available in Fecko et al., 1998 . Since the number of vertices in G 0 is exponential with respect to the bu er size b i , the algorithm is most applicable for small bu ers 1 b i 3.
As discussed in Section 6, the test sequence obtained from G 0 constructed by the algorithm does not contain any race conditions. Recall from Section 3 that a race condition occurs when an IUT consumes previously bu ered input instead of an input de ned by a test sequence. Therefore, a test sequence without race conditions will never bring the IUT into a state where there is a bu ered input consumable in this state and a di erent input applied by the LT. Such a test sequence will test the IUT's transitions in a speci c order such that these race conditions will not occur. However, a test sequence of G 0 may still have non-determinism Section 5. A re nement of the graph conversion algorithm to eliminate non-determinism during testing is also presented. The Fecko et al., 1998 . The running time RT of the algorithm is shown Fecko et al., 1998 to be:
Based on the practical considerations discussed in Section 5, the algorithm can be re ned so that at any given point in time there could be a single input The issue that arises in the case of multiple appearances of certain edges in G 0 is which copies should be included in E 0 c . Practical concerns discussed in Section 5 require that copies incident to nodes corresponding to con gurations with empty bu ers should be marked as mandatory. Note that when the bu er size in each semicontrollable interface is 1, each edge e that belongs to some U i;j or T i;j will appear in G 0 only once, and therefore will be marked as mandatory.
All other edges with a copy incident to the states in V 0 whose second component is the con guration of empty bu ers will be marked as mandatory in this copy. If no such copy exists, the edge will be marked as mandatory in all its copies with the presence of a bu ered input. Therefore, each edge in E 0 will be marked as mandatory in one or more appearances. Aho et al., 1991 present Example cont'd: Consider the graph of Figure 3 . After conversion to G 0 Figure 6 , each state is replaced with at most four copies each corresponding to the bu er con guration at a semicontrollable interface. Each edge e is annotated as e:x, where x = 0 ; 1; 2; 3, depending on the input bu ered in the e:x's start state, as shown in Figure 6 . Given graphs G and G 0 , the sets E and E 0 are as follows: E = fe1; e 2; e 3; e 4; e 5; e 6; e 7; e 8; e 9; e 10; e 11; e 12; e 13; e 14g E 0 = fe1:0; e 2:2; e 3:1; e 4:3; e 5:0; e 5:3; e 6:0; e 6:3; e 7:0; e 8:0; e 9:3; e10:0; e 10:1; e 12:0; e 13:0; e 13:1; e 13:2; e 14:0; e 14:1g
To build the set of mandatory edges to be included in a test sequence, we adopt the approach discussed in Sections 5 and 7. In G 0 , several edges appear multiple times: e5, e6, e10, e13, and e14. The edges in Figure 6 shown in solid are the mandatory edges that are incident to nodes that correspond to the case where both bu ers are empty, i.e., e5:0; e 6:0; e 10:0; e 13:0, and e14:0. The copies that can be traversed only when either bu er contains an input are shown in dashed line: e5:3; e 6:3; e 10:1; e 13:1; e 13:2, and e14:1. These are the optional edges, which will be included in the test sequence only when necessary. In this example we h a ve: E 0 c = fe1:0; e 2:2; e 3:1; e 4:3; e 5:0; e 6:0; e 7:0; e 8:0; e 9:3; e 10:0; e 11:2; e 12:0; e 13:0; e 14:0g Given the above sets E 0 and E 0 c , the Aho et al. technique gives the minimum-length test sequence for G 0 shown in Table 2 . Steps with ! indicate that an edge is tested in this step. Note that, for simplicity, the UIO sequences Sabnani and Dahbura, 1988 are not included in this sequence.
Step Edge name Input from Output to LT?x6 LT!y6 Table 2 Minimum-length test sequence for the IUT of Figure 3 .
CONCLUSION
In this paper, a testing environment is considered where the IUT communicates with multiple entities with di erent degrees of controllability on generating inputs. The inputs that these entities apply to the IUT may be directly controllable, semicontrollable, or uncontrollable. This paper introduces a graph conversion algorithm that takes full advantage of the semicontrollable inputs while avoiding race conditions. In a test sequence of such a modi ed graph, semicontrollable inputs become controllable where possible. Although, in general, the graph conversion results in an exponentially large number of nodes, practical considerations can make the converted graph size feasible. Currently, this methodology is being applied to generate tests for MIL-STD 188-220B. Without utilizing the semicontrollable inputs, the number of testable transitions for MIL-STD 188-220B Class the Class A Type 1 Service Datalink module is approximately 200. With the presented methodology, initial results show that the number of testable transitions increases to over 700, a coverage of more than 95 of the transitions de ned in the speci cation.
